Skip to content

Commit 39a4141

Browse files
authored
docs(dn)-Ghala-Buarish-11/02/25 (#423)
1 parent dfa2818 commit 39a4141

File tree

1 file changed

+10
-0
lines changed

1 file changed

+10
-0
lines changed

src/design_notebooks/2025fall/gb2789.md

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -54,3 +54,13 @@ My partner and I had different approach to write the PC module but very similar
5454
4) overwrite
5555

5656
The hardest part is figuring out how to set up the testbench and write the first test, but then it got easier.
57+
58+
## Week7: 10/20/25 - 10/26/25
59+
- started writing Instruction Memory module but didn't finish because it was exams week. I communicated my excuse to Noah and let my partner know that I might not be able to finish my work this week.
60+
61+
## Week8: 10/27/25 - 11/02/25
62+
- Wrote Instruction Memory module and the Control module.
63+
64+
[RiSC-16 Project repository](https://github.com/Ghqlq/Processor-Design-Projects) - New files: instruction_mem.v, control.v
65+
66+
**Discussion:** The instruction memory was easier than I thought. I took so long because I was overthinking it. The control file was easy to write since it's based off the files we wrote earlier. It just took some time to write because I had to go back and forth to check what each case should be assigned as. This week when I looked at the design sheets for the processor I feel like I am starting to understand completely. Writing the control file made me put together all parts of the processor which gave me a more complete understanding of the design.

0 commit comments

Comments
 (0)