We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 93ac2db commit 7850504Copy full SHA for 7850504
src/design_notebooks/2025fall/cac10141.md
@@ -4,3 +4,11 @@ Weeks 1-6:
4
- Worked with team (Louai and Aaquil) on weekly assignments
5
- Primarily spent my own time working on the ALU while meeting up with team to discuss other assignments
6
- Began work on data memory test bench and tasked with working on control module
7
+
8
9
+Up to 11/9:
10
+- Link to repo: https://github.com/clavinator7/RISC-16-Processor-Project
11
+- Finished control module and tested it
12
+- Met with team to dicuss other completed modules (like instruction memory). We meet every week on Thursday
13
+- Working on testing each module to ensure everything works together
14
+- Starting the onboarding labs
0 commit comments