Skip to content

Commit dc00c01

Browse files
committed
Add vsim outputs and model to gitignore
1 parent 4929a2c commit dc00c01

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

.gitignore

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,2 +1,8 @@
11
.bender
22
scripts/compile.tcl
3+
axi_log/
4+
work/
5+
transcript
6+
modelsim.ini
7+
vsim.wlf
8+
models/s27ks0641

0 commit comments

Comments
 (0)